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The number fluctuation theoiy based on McWhorter's charge trapping model
and the bulk mobility fluctuation theory based on Hooge's hypothesisare the two
major existing theories to explain the origin of the flicker noise, which is the dominant
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surface state effect, and the number fluctuation theory applies. Our simulation results
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1. Introduction
The spectral density of the flicker noise is inversely proportional to frequency,
therefore it is commonly known as 1/f noise.Since 1/f noise is the dominant low
frequency noise in silicon MOSFET's, it sets lower limits on the magnitude of signals
that can be processed by these devices and circuits.To reduce the 1/f noise effect,
provide larger dynamic range of circuits and improve circuit performance, a lot of
studies have been done in the past forty years and a large number of papers have been
published [1 ]-[54], but controversy still exists in the modeling of 1/f noise for bothp-
and n-channel MOSFET's.
Generally, they are two major existing theories to explain the origins of the
flicker noise. McWhorter originally proposed the carrier number fluctuation theory
(due to surface state effect), which considers that the flicker noise is attributed to the
random trapping and detrapping processes of charges in the oxide traps near the Si-
Si02interface. Due to the charge fluctuation, the surface potential fluctuates and it
results in the fluctuation of the channel carrier density. According to this model, the
input referred voltage noise is independent of the effective gate voltage (Vg
where Vg is gate voltage andVthis threshold voltage. On the other hand, the bulk
mobility fluctuation theory (due to bulk effect) based on Hooge's hypothesis considers
that flicker noise is a result of the fluctuation in bulk mobility, which is induced by2
fluctuations in phonon population through phonon scattering.The model predicts that
the input referred voltage noise is proportional to (VgVth)C0,1, where CO3is gate
oxide capacitance.
The research work on SPICE models for flicker noise in n-MOSFET's from
subthreshold region to strong inversion region has been done by Dinming Xie,
Mengzhang Cheng and Leonard Forbes[55].They concluded that the flicker noise in
n-channel devices follows the carrier density fluctuation model, and NLEV = 2 & 3 in
SPICE are the appropriate models for the flicker noise simulations of n-MOSFETs.
The research work presented in this thesis is concentrated on the flicker noise in p-
MOSFET' s.
The other part of this work investigates and evaluates the upconverted phase
effects on oscillator circuits.Dinming Xie and Leonard Forbes[56]have done the
research work on the phase noise caused by low frequency flicker noise on a 2-GHz
LC CMOS oscillator.They demonstrated that the phase noise caused by low
frequency flicker noise has a 1/fdependence on the offset frequency based on a
successful HSPICE simulation, and the simulated sideband power spectral density
corresponds to the measured values reported in the literature.
The phase noise resulting from direct upconversion of white noise on a 1.7-
GHz LC CMOS oscillator is primarily investigated in this thesis work.
A voltage-controlled oscillator (VCO) is an oscillator whose frequency can be
adjusted through the use of a controlling voltage, and it is an integral part of a phase-
locked loop (PLL), which is the analog building block used extensively in many
analog and digital systems.Typical PLL applications are clock recovery in many3
communication digital systems, frequency synthesizers used in televisions or wireless
communication systems to select different channels, and the demodulation of
frequency-modulated signals.
A random shift of the oscillator frequency could be caused by phase
perturbation due to random noise in the oscillator. White noise (thermal noise), shot
noise and flicker noise cause these random frequency variations. A noise signal is said
to be white if its spectral density is constant over a given frequency. In other words, a
white noise signal would have a flat spectral density and it is a function of the
temperature, bandwidth and resistance.Shot noise is mainly determined by the DC
bias current, while flicker noise is a function of the active-device characteristics[61].
Phase noise is widely used for describing short term random frequency
fluctuations of a signal.Oscillator phase noise has two primary components: phase
noise resulting from direct upconversion of white noise and 1/f noise and phase noise
generated by the changing phase of noise sources that modulate the oscillation
frequency. The composite oscillator phase-noise spectrum consists of both the white
noise and 1/f noise that are directly upconverted around fosc as well as the phase-
modulated noise spectrum, which is converted to phase noise in the frequency domain
by multiplying by1/f2Therefore, the white noise spectra (f
0)contribute 1/f
2to the
phase-noise spectrum, while the 1/f noise spectra contribute1/f3 [611.
Some studies have been done and some papers have been published about the
phase noise in CMOS oscillators[61]-[68].
A. Hajimiri and T. H. Lee[62]proposed a general theory of phase noise in
electrical oscillators. The theory predicts the existence of1/f21/fand flat regions4
for the phase spectrum quantitatively and it states that the 1/f
2portion is due to the
white noise, while 1/f portion is due to the low frequency flicker noise.
B. Razavi [63] showed the SPICE simulation of oscillators by injecting a white
noise andlor sinusoidal current noise.His simulation showed that many coherent
sidebands appear in the spectrum even though the injected noise is white, but
unfortunately, the magnitude of the sidebands does not directly scale with the
magnitude of the injected noise.
This thesis work show a successful HSPICE phase noise simulation for a 1.7-
GHz LC CMOS oscillator, and the simulation results are consistent with the theory,
which is that the phase noise resulting from direct upconversion of white noise has a
1/f
2dependence on the offset frequency. Also, the upconverted phase noise effects on
the voltage-controlled oscillator (VCO) are evaluated when white noise changes.
In Chapter 2, based on our measurements and simulations, both theoretical
model and SPICE model for the flicker noise of p-MOSFET's were ascertained, and
conclusions were made.
In Chapter 3,Different1/f noise models for MOSFET's, which were
implemented in the different versions of PSPICE and HSPICE, and existing problems
in SPICE noise models are discussed.
In Chapter 4, the phase noise resulting from direct upconversion of white noise
on a 1 .7-GHz LC CMOS oscillator is studied, the successful HSPICE simulation
method is presented, the simulation results are discussed and the upconverted phase
noise effects because of white noise variation are evaluated.In Chapter 5, the conclusions are discussed.
In Chapter 6, the recommendations for research work in the future are
discussed.6
2. Low Frequency Flicker Noise in p-MOSFET's
Our experiment setup, experimental procedures, SPICE simulation methods,
the simulation results and the conclusions are presented in this chapter.
2.1 p-MOSFET Noise Measurement
Figure 2.1 shows the schematic of the low frequency noise measurement setup
for PMOS transistors.This automated measurement system measured the amplified
differential PMOS drain voltage variation over a time period. The experimental data
was processed by using fast Fourier transform (FFT), and the drain current noise and
input-referred voltage noise in the frequency domain were obtained. To reduce the
power supply noise effect at the drain node, the PMOS transistor was connected
upside down with positive power supplies to its gate (Vu) and source (Vu).A
voltmeter was used to measure the voltage drop across the drain resistor (Li).The
small-signal transconductance (gm) was calculated from the measurements of drain
current variations vs. gate-to-source voltage variations.The amplifiers are available
IC operational amplifiers. A first order filter with gain of 45 and 21 KFIz cut-off
frequency was used to amplify the weak noise signal.A Tektronix DM 5010
Programmable Digital Muitmeter (DMIM) was used to sample the data in time domain.
A fourth order Butterworth filter with gain of 2 was designed to lower the signal
frequency from 21 kHz to 4.2 Hz, since the sampling frequency of DMIM is only 26Vgg Vss
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Figure 2.1 Schematic of automated PMOS noise measurement setup.
(1) PMOS transistor under test;
(2) First order filter, gain =45, fc = 21 KHz;
(3) Fourth order ButterworthIter, gain=2, fc = 4.2 Hz.8
Hz. The total system has a total gain of90and it can measure the flicker noise at low
frequencies (below4.2Hz).Replacing the PMOS transistor by a resistor that has
about the same DC resistance as the PMOS transistor, the system background noise
was measured.
The PMOS transistors we measured are:(1) long channel transistors: L
(channel length) = 5 pm, W (channel width)120jim, Vto (threshold voltage) = -1.4
V and Tox (gate oxide thickness) = 1050A; (2) 1.2p.m short channel transistors: L
1.2p.m, W = 30.8 p.m, Vto =-0.7V and Tox = 100A;(3) 0.6 p.m short channel
transistors: L = 0.6pm,W = 30.8 p.m, Vto =-0.7V and Tox = 100A.
2.2 p-MOSFET Noise Simulation
Device model level 3 was applied for long channel devices, while BSIM 3v3
(level 6 in PSPICE and level47in HSPICE) and BSIM 3v3 (level7in PSPICE and
level49in HSPICE) were applied for short channel devices in the simulations. By
adjusting the parameters in the models, such as the gate oxide thickness (Tox) and the
intrinsic transconductance parameter (Kp), the simulation results were first matched to
the experimental DC characteristics including the drain current (Ids) and the
transconductance (gm). Then the noise characteristics were simulated by choosing the
appropriate noise equation selector (NLEV, or Noimod), flicker noise exponent (Af)
and flicker noise coefficient (Elf) in SPICE.The simulation results were then
compared with the experimental data.9
2.3 Results and Discussions
The SPICE simulations showed that the device model level 3 is appropriate for
the long channel transistors, while BSIM 3v2 (level 6 in PSPICE, level 47 in HSPICE)
and BSIM 3v3 (level 7 in P SPICE, level 49 in HSPICE) are appropriate for short
channel devices. The parameters we used in SPICE simulations for PMOS transistors
are: Tox = 1050Aand Kp = 6.7.jA/V2for 5-xm transistors; lox = 104Aand Kp =
20p.A/V2in BSIM 3v2 model for 1 .2-pm transistors; Tox = 94Aand Kp = 20pA/V2
in BSIM 3v3 model for 1.2-pm transistors; Tox = 110Aand Kp = 20p.A/V2in BSIM
3v2 model for 0.6-p.m transistors; Tox = 98Aand Kp20j.iAJV2in BS[M 3v3 model
for 0.6-p.m transistors.
The measured DC characteristics are compared with the corresponding
simulations; the measured noise is compared with the bulk effect model in SPICE
(NLEV = 0 with Af =2) and the surface state effect model (NLEV = 2 with AS =1).
The Kf value used in the simulations is 3.69e-26 for 5pm PMOS devices, and 1.Oe-24
for both 1 .2p.m and 0.6p.m PMOS devices.
Figure 2.2 shows the measured and simulated PMOS input-referred voltage
noise (at frequency of 1.0 Hz) versus absolute gate-source voltage in the saturation
region for L = 5 p.m, L = 1.2 p.m and L = 0.6 p.m respectively. The input-referred
voltage noise stays constant for both 1 .2-p.m and 0.6-p.m PMOS devices, and it
follows the surface state effect model, while for 5-p.m PMOS devices, it depends on
the gate bias voltage, and the bulk effect model applies.N
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Figure 2.2Inputrefeffed voltage noise at the gate of PMOS devices in CMOS
technology as a fiuiclioii of the magnitude of the gate voltage. 011
Figure 2.3 shows the measured and simulated PMOS drain current noise versus
absolute gate-source voltage in the saturation region. It can be seen that the shorter the
PMOS transistor, the lager the drain current noise, which is predicted by the different
flicker noise models.
Figure 2.4 shows the measured and the simulated PMOS drain current versus
absolute gate-source voltage in the saturation region. Figure 2.5 shows the measured
and the simulated PMOS transconductance versus absolute gate-source voltage in the
saturation region. From Figure 2.4 and Figure 2.5, it can be seen the simulated DC
characteristics of the PMOS devices in the saturation region matched well with the
experimental measurements.
There is an ambiguity of the noise model implementation between the BSIM
3v3 (level 7) model in PSPICE version 8.0 and the BSIM 3v3 (level 7) model in
PSICE version 9.1 (refer to Table 1). For the device model level 7 in PSICE version
8.0, the noimod = 1 noise model is incorrectly implemented, and the equation being
used for noimod1 is uncertain, but according to our simulations and the measured
data, it is close to the NLEV = 2 & 3 model. While for level 7 in the latest PSPICE
version 9.1, noimod = 1 is the same as as NLEV = 0, which is also the SPICE2 model.
The simulations by using the BSIM 3v3 model in the different versions of
P SPICE were done.It showed that the DC characteristics such as drain current and
transconductance agree with the measurements. Again, it showed that BSIM 3v3are
appropriate for the short channel PMOS devices.Also, the simulated input-referred
voltage noise and the drain current noise are compared with the measured results in
Figure 2.6 and Figure 2.7 respectively.NI
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Figure 2.6 Input referred voltage noise at the gate of PMOS devices in CMOS
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Figure2.6and Figure2.7show that for short channel PMOS devices, the
simulated current noise by using PSPICE version 8.0 (level7and Noimod = 1) is
close to the measured data, but the simulated input-referred voltage noise depends on
the gate-source voltage, which doesn't agree with the measured data and previous
simulations shown in Fig. 1.Both the input-referred voltage noise and drain current
noise simulated by using PSPICE version9.1(level7and Noimod = 1 with AS =2)
increase when the gate-source voltage increases.This shows that the bulk effect
model is not suitable for the noise characteristics of short channel PMOS devices.
2.4 Conclusions
For long channel PMOS transistors, the flicker noise is due to the bulk effect,
and it follows the mobility fluctuation theory, while for short channel ones, it is due to
the surface state effect, and the number fluctuation theory applies. For both HSPICE
and P SPICE, level3and NLEV = 0 are the most appropriate models for the
simulations of long channel PMOS transistor flicker noise; HSPICE with level47or
level49and NLEV =2&3,and PSPICE with level6and NLEV =2&3are best
applied for the short channel PMOS devices.18
3. Low Frequency Flicker Noise Models in SPICE
3.1 Flicker Noise Model Implementation in SPICE
Three different device models (level 3, BSllvI3v2 and BSllvI3v3) available in
SPICE were used in the simulations. Level 3 is suitable for the long channel devices,
while BSIM3v2 and BSIM3v3 are appropriate for the short channel devices.
For the noise models, there are three basic noise models and new BSIM3v3
noise models existing in SPICE. Three old noise models, which are shown below, are
selected by noise model selectors NLEV = 0, NLEV = 1, NLEV = 2 & 3 in the
simulations.
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d C L
2 (SPICE 2)
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NLEV = 0 model is just the old SPICE 2 noise model. Yannis P. Tsividis [57]
summarized the NLEV = 2, 3 noise model based on the literature up to 1987, also this
model is described, by Giuseppe Massobrio and Paolo Antognetti [58] in the book
"Semiconductor device modeling with SPICE".
BSIM3v3 noise models were implemented only in PSPICE.For HSPICE,
only three basic noise models are available. Different BSIM3v3 noise models shown
below are selected by noise selectors Noimod = 1 & 4 and Noimod = 2 & 3.19
1) noimod=1 & 4 (Version 9.1):
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BSIM3v3 noise models are not used in HSPICE 49, which is the BSIM3v3
deivice model, while they are used in PSPICE (version 8.0 & 9.1) level 7, which is
also the BSIM3v3 device model. Noimod=1 & 4 in PSPICE version 9.1 is just old
SPICE 2 noise model, while in PSPICE verision 8.0, this model was incorrectly
implemented and it is similar to NLEV=2 & 3 model (refer to Section 3.2 for
discussions). Noimod=2 & 3 was orginally introduced by Kwok K. Hung, Ping K.
Ko, Chenming Hu and Yiu C. Cheng [12, 13] and discussed in these two papers, "A
physics-based MOSFET noise model for circuit simulators" and "A unified model for
the flicker noise in metal-oxide- semiconductor field-effect transistors".
Refer to Table 3.1, it shows the different MOSFET device and flicker noise
models, which are implemented in SPICE.20
Simulation ToolsHSPICE PSPICE (version 8.0&9.1)
SPICELevel 3 Level 3 (noise model default:
Devicelevel 3(noise model default: NLEV=2.) NLEV=2)
BSIMLevel 47 Level 6 (noise model default:
model3v2 (noise model default: NLEV=2) NLEV=2)
BSIMLevel 49 Level 7 (noise model default:
3v3 (noise model default: NLEV=2. It does notnoimod=1.Itdoesnot
recognize "noiinod".) recognize "NLEV".)
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Note: (1): For PSPICE version 8.0, the noise model noimod = 1 is incorrectly implemented, however
according our data, it is close to the NLEV = 2 & 3 model.
(2): For PSPICE version 9.1, noimod = 1 model (ef is default = 1) is just the NLEV = 0 model.
(3): The noimod = 2 noise model from the BSIM3v3 manual is as follows:
q2kTp, I, N0+2x10'4
'nd L
2 08{Noia .log{ }+ Noib .(N0N,)
OX.fff 1+X
Noic 2 Vim Id,/Lc/rn Noia + NoibN, + NoicN,2
.
+2
{N0N,2)}
+ WL2jd1 .108 (N, + 2x1014)2
effff
Table 3.1 Summary of device and flicker noise models for MOSFET's in SPICE.21
3.2 Existing Problems in SPICE Noise Models
Unfortunately we have discovered some serious problems in HSPICE and
PSPICE models for the simulation of low frequency noise.HSPICE BSIM3v3 does
not use the BSIM3v3 noise models as published and described by University of
California, Berkeley (UCB) [59, 60], they just still use the old noise models which
basically originated with SPICE level = 3 and which are described by different values
of NLEV=0, 1, or 2. PSPICE, on the other hand, tried to incorporate the BSIM3v3
noise models as published by UCB [59, 60], however, the two most recent versions of
PSPICE version 8.0 and version 9.1 are vastly different.
3.3 Results and Discussions
Hand calculation results were compared with the correspondent flicker noise
simulations by PSPICE version 8.0 and version 9.1separately to support our
conclusions for the existing problem in SPICE noise models.
The above analysis has been done for both NMOS and PMOS transistors. The
examples are given as follows (P SPICE level 7 and the noise equation selector
Noimod = 1 were used in the simluations):
Let's consider that MicroSim PSPICE A/D (Analog/Digital Simulator,
Evaluation Version 8.0July 1997) is used as the simulation tool (refer to Appendix
A for simulation program explanations).
For a 0.6-.tm NIMOS transistor, the simulation parameters are: L= 0.6 I.tm, W
30.8 .tm, Tox = 95e-10 m, Vto = 0.7 V, Kp = 50e-6 F/Vs, Af= 1, Kf= l.Oe-24, Rd22
= iooc.
Gate oxide capacitance is calculated as following:
sOesi 3.453143x10-"
= 3.63xiO-3F
(-i) U
lox 95x1010 m
When Vdd = 5 V and Vgs = 2 V, the simulated DC characteristics are: Ids =
3.95e-3 A, gm = 4.38e-3 Siemens.
At 1.0 Hz frequency, the simulated drain current noise is:md2=FN/1002 =
3.018e-16 A2IHz (FN is the simulated drain voltage noise, which has the unit of
V2IHz).
Then, the above available parameters are used in the hand calculations. The
noise equations (NLEV = 0 and NLEV 2 & 3) provided by SPICE are applied:
For NLEV =0,
KF ''ds (1.Oe-24)x(3.95e-3)1
=3.02x1012
A2
'nd=C0 L2 .f(3.63e-3)x(0.6e-6)2 xl Hz
ForNLEV2&3,
_______ 2
'nd
CoxWeffLeff'f
(1.Oe-24)x(4.38e-3)2 A2
= 2.86 x 10
16
(3.63e -3) x (0.6e -6) x (30.8e -6) xl Hz
For a 0.6-j.tm PMOS transistor, the same analysis method is applied.
Simulation Parameters:
Vdd = -5 V, Vgs = -4 V, L = 0.6 .tm, W = 30.8 .tm, lox = 1 lOe-10 m,
Vto = - 0.7 V, Kp = 20e-6 F/Vs, Af1, Kf= 1.Oe-23, Rd = 100 f.23
Simulation Results:
Ids = 5.73e-3 A, gm = 2.61e-3 Siemens,
md2=FN/1002= 5.071e-15 A2IHz
Calculation:
Osi3.453143
cox -10 110x 10
x 10
For NLEV =0,
F = 3.3192x 10_3(__)
m
KF.I'' (1.Oe-23)x(5.73e-3)' _ll(A2) = 4.80 xlO 'nd =
CoxLeff2f(3.3192e3)x(0.6e-6)2x1 Hz
ForNLEV=2&3,
2 KFg2
'nd=
Cox fAF
(1.Oe 24) x (2.61e3)2 A2 - = 1.11x106()
(3.3192 e3) x (0.6e6) x (30.8e6) xl Hz
The same analysis method is applied when OrCAD Pspice (Demo Version 9.1
Nov 1998, Copyright @ 19861998 by OrCAD, Inc.) is used as the simulation
tool. Since PSPICE version 8.0 and version 9.1 implemented the same device models
such as level = 7, the simulated DC characteristics of the same device obtained by
running these two versions of PSPICE are the same. Therefore, it results in the same
hand analysis results for the flicker noise, although the simulated flicker noise outputs
are vastly different as it is mentioned before.
The simulation and calculation results are tabulated in Table 3.2.In our
calculations, we assumed that the effective channel width(Weff)and the effective24
channel length(Leff)are about the same as the channel width (W) and the channel
length (L) respectively.
Device NMOS(md2,A2/Hz)PMOS(md2,A2/Hz)
SimulationPSPICE version 8.0
(level=7; noimod=1)
3.018e-16 5.071e-15
PSPICE version 9.1
(level =7; noimod=1)
1.551e-12 3.47e-11
CalculationNLIEV=0 3.02e-12 4.80e-11
NLEV=2&3 2.86e-16 1.11e-16
Table 3.2 Summary of the simulations and calculations for the flicker noise of PMOS
and NMOS devices.
By comparison of the above drain current noise values, we can see that for
PSPICE version 8.0, the drain current noise simulated by level = 7 (BSIM 3v3) with
noimod = 1 is closer to the one calculated by using NLEV = 2 & 3 noise equation, and
much smaller than the one calculated by using NLEV = 0 noise equation.In other
words, noimod = 1 in PSPICE version 8.0 level = 7 (BSIM 3v3) most likely refers to
the noise equation NLEV 2 & 3, but not NLEV = 0.
For PSPICE version 9.1, the drain current noise simulated by level = 7 with
noimod = 1is consistent with the calculation result by using NLEV = 0 noise
equation. Therefore, for PSPICE version 9.1, noimod = 1 model (ef is default = 1) is
just the NLEV = 0 model.25
4. Phase Noise on a 1.7-GHz LC CMOS Oscillator
4.1 Phase Noise Characterization
The term phase noise is widely used for describing short noise random
frequency fluctuations of a signal.Frequency stability is an important factor for an
oscillator maintaining the same value of frequency over a given time. One commonly
used term for describing frequency stability is introduced here. An ideal sinusoid
wave oscillator can be described by
V(t) = V(0). sin (2irf' t) (4.1)
where V(0) is the nominal amplitude of the signal, and f is the nominal frequency of
oscillation. The instantaneous output of an oscillator can be represented by
V(t) = V(0). [1 + A(t)]. sin [2itf' t + q(t)] (4.2)
where A(t) and q(t) represent the amplitude and phase fluctuation of the signal
respectively [67].
The phase term may be random or discrete.Figure 4.1 shows two types of
fluctuating phase terms. The first term appears as distinct components in the spectral
density plot and these discrete signals are called spurious. The second term, random
in nature, appears as random phase fluctuations and is commonly called phase noise
[67].
White and flicker (1/f) noise are the sources of phase noise.As oscillators
operate in saturation region, the amplitude noise component is usually 20dB lower
than the phase noise component and we assume that A(t) << 1 [67].26
Amplitude
Random Phase Fluctuation
Discrete Spurious Signal
.7
Frequency
f osc
Figure 4.1 Spectrum analyzer display of phase noise [67].
One of the most common fundamental descriptions of phase noise is the one
sided spectral density of phase fluctuations per unit bandwidth.Spectral density,
expressed in units of energy per unit bandwidth, describes the energy distributionsas a
continuous function.The phase noise of an oscillator is best described in the
frequency domain. The National Bureau of Standards defmes Single Side Band (SSB)
Phase Noise,S0(f), as the ratio of power in one phase modulation sidebandper Hertz
bandwidth, at an offset f (frequency) Hertz away from the carrier, to the total signal
power.
S(f)=--- (4.3)
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where P is the carrier power andPbis the sideband power in one Hz bandwidth at an
offset frequency off from the center (refer to Figure 4.2 for illustration) [67].
Amplitude
fosc f
331,
Frequency
Figure 4.2 Single sideband phase noise to carrier ratio [67].
The Single Sideband Phase Noise is usually given logarithmically, and
expressed in dB relative to the carrier per Hz bandwith, so the unit is dBc/Hz.
Equation 4.4 shows this expression [67].
S0(f) in dB = 10 x log [S(f)} (4.4)
The determination factors of the phase noise generated by a VCO and theways
to minimize noise for a VCO are discussed in Section 4.4.28
4.2 Simulation of Random-Phase White Noise
The standard small-signal ac analysis in SPICE and other similar programsare
not applicable for the simulation of oscillators because of their time-varying nature.
As a result, simulations must be performed in the time domain.
In our simulations, we generate a white noise with pseudo-random phase anda
constant power distribution first, and then sample the data to inject it into the circuit as
a SPICE piecewise linear waveform. After that, the transient analysis is performed for
the oscillator with the white noise source for a relatively large number of oscillation
periods, and the output is written as a series of points equally spaced in time. At last,a
fast Fourier transform (FFT) is computed for the output, and the spectra of the
upconverted phase noise for the oscillator is obtained.The simulation results are
compared with the theories.
MATLAB is use to describe the white noise with different constant valuse ina
range of frequencies with a step frequency, fs. The amplitudes of current components,
lamp (Amps), associated with the white noise are calculated by Equation 4.5 and 4.6.
Iwhite(whitenoise)"2 (4.5)
lamp = Iwhite(fs)"2 (4.6)
An ideal sinusoidal current signal, Ind(i), can be expressed as:
Ind(i) = Iamp(i). sin [2irfli)t + c1(i)] (4.7)
where f is the frequency; i is the index of the frequency in MATLAB and it changes
from 1 to the corresponding value of the maximum frequency; c1(i) is the random
phase.29
The pseudo-random phaseb(i)is generated by the "rand" firnction in
MATLAB, which it takes the random internal data from the computer. The current
component of the random-phase white noise is created by summing all the individual
current components, md (i), in the defmed frequency range.It is shown in Equation
4.8.
Iwhite(with random phase) =Ind(i) (4.8)
Following the above methods, a MATLAB program for the simulation of
random-phase white noise is written (refer to Appendix B for details) and the
simulation is conducted. Figure 4.3 to Figure 4.6 show the plotted simulation results
for white noise with one constant value (2.2e-15 A2/Hz). In addition, the white noise
value is changed by orders of difference and new simulation resultsare obtained to
investigate the upconverted phase noise effects on the oscillator when white noise
changes. This is discussed in Section 4.3.
Figure 4.3 shows the white noise generated by MATLAB.
Figure 4.4 shows the current amplitude (lamp) at different frequencies. The
step frequency (fs) is 10 MHz and the frequency range is from 10 MHz to 1000 MHz.
Figure 4.5 shows the current component of the random-phase white noise,
which is the sum of all the current components, md (i). The time domain simulation
range is from 0 to lOOns with a step of lOOps.
Figure 4.6 shows the fast Fourier transform (FFT) result of thecurrent
component of the random-phase white noise.N
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4.3 Simulation of Phase Noise Effects on LC Oscillator
The circuit used in our simulations is shown in Figure 4.7 with all the
components labeled.This circuit is based on a low phase noise cross-coupled LC
CMOS voltage-controlled oscillator introduced by J. Cranmckx and M. Steyaert [64].
The LC oscillator carrier frequency is 1.7 GHz.
A square wave is applied as the power supply to activate the oscillator circuit.
HSPICE level = 3 models are used as the device models for NMOS and PMOS
transistors.The random-phase white noise obtained from MATLAB simulation is
injected into the signal path as a piecewise linear waveform at the drain of an NMOS
transistor, M2. To obtain good frequency domain plots, a Blackman-Harris window
(one of the internal FFT functions in HSPICE) with 2048 points is chosen to conduct
the FFT of the HSPICE time domain simulation output (refer to Appendix C for
details).
Figure 4.8 shows the HSPICE simulation output in frequency domain without
the injection of random-phase white noise, and with the injection of different random-
phase white noise sources cause by the variation of white noise.It can be seen that
when there is no random-phase white noise introduced into the oscillator, the sideband
harmonics with large peaks exist, while as the random-phase white noise is injected
and the white noise increases, these harmonics attenuate gradually.In addition, the
sideband power increases at the same time and this tendency is shown in Figure 4.9.M4
L = 0.7 .
W=800
Rhias
2.0 k
Figure 4.7 LC CMOS oscillator circuit for simulation.
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Figure 4.10 shows the sideband phase-noise power spectra at five different
white noise values. According the theory of conversion of white noise to phase noise,
the white noise spectra (f
0)contributes1/f2to the phase-noise spectrum [61].This
1/f
2dependence is clearly shown in Figure 4.10.Therefore, our simulation results
support the theory of the upeonverted phase noise resulting from the random-phase
white noise.
4.4 Results and Discussions
A successful HSPICE phase noise simulation for a 1.7-GHz LC CMOS
oscillator has been done. The random-phase white noise with f
0power distribution
after FFT is simulated as a sum of sinusoid waves with random phases generated by
MATLAB. This random-phase white noise is injected into the oscillator circuit and it
results in the upconversion to the phase noise. The simulation resultsare consistent
with the theory, which is that the phase noise resulting from direct upconversion of
white noise has a 1/f
2dependence on the offset frequency.It also showed that the
phase noise converted from white noise becomes larger as white noise increases.
Minimizing phase noise is an important consideration when designinga VCO.
The generation of phase noise by a VCO could be determined by theQ factor of the
resonator, the Q factor of the varactor diode, the active devices used for the oscillator
transistors, power supply noise and external tuning voltage supply noise [67].-40
NJ
C-) -
_J
-100
-120
-140
-160
--180
(75-200
+ no random-phase white noise injected
0 white noise = 2.2 x 1 0h7(A2ifHz) white noise = 2.2 x 1 (A2a'Hz)
rj white noise = 2.2 x1013(A2JHz)<>white noise = 2.2 x 10.11 (A2Mz)
±±+ +±± ±+_i# +
o±±o
++
±+
+ ++
+ ±
+ + ± ± + + ±
±±+ ++++ ±±+ + -: ;-' ±
+ + +liii,, ---'J
0.1
Offset from the carrier (GHz)
Fignr 4.10 Simulated sideband power veru offset from the carrier
with different white noise vaIne (fose = 1,.7 GHz).
140
Ideally, DC batteries for both supply and tuning voltage will provide the best
overall performance for a VCO. Once the phase noise contribution made by power
supply noise and external tuning voltage supply noise is minimized by carefully
choice of the power supplies, the overall Q of the circuit is the primary factor
determing the phase noise of a VCO [67].
In a low Q factor oscillator, the oscillator's phase-noise characteristics are
determined by the frequency-modulated white noise (1/f
2)and flicker noise (1/f
3)
While in a higb-Q oscillator, they are determined by the frequency-modulated flicker
noise (1/f
3)and the upconverted 1/f noise [61].
Design of a high-Q VCO circuit should be considered to minimize the phase
noise effects, where the tuning bandwidth must be small. Therefore, a VCO designed
for low phase noise performance will have a smaller tuning range [67].41
5. Conclusions
For long channel PMOS transistors, the flicker noise is due to the bulk effect,
and it follows the mobility fluctuation theory, while for short channel ones, it is due to
the surface state effect, and the number fluctuation theory applies. For both HSPICE
and PSPICE, level 3 and NLEV = 0 are the most appropriate models for the
simulations of long channel PMOS transistor flicker noise; HSPICE with level 47 or
level 49 and NLEV = 2&3, and PSPICE with level 6 and NLEV = 2&3 are best
applied for the short channel PMOS devices.
Unfortunately we have discovered some serious problems in HSPICE and
PSPICE models for the simulation of low frequency noise.HSPICE BSIM3v3 does
not use the BSIM3v3 noise models as published and described by University of
California, Berkeley (UCB) [59, 60], they just still use the old noise models which
basically originated with SPICE level = 3 and which are described by different values
of NLEVO, 1, or 2. PSPICE, on the other hand, tried to incorporate the BSIM3v3
noise models as published by UCB [59, 60], however, the two most recent versions of
PSPICE version 8.0 and version 9.1 are vastly different. Noimod = 1 in PSPICE
version 8.0 level = 7 (BSIM 3v3) most likely refers to the noise equation NLEV= 2 &
3, but not NLEV =0. For PSPICE version 9.1, noimod = 1 model (ef is default = 1) is
just the NLEV = 0 model.
Successful HSPICE simulations have been done for a 1.7-GHz LC CMOS
oscillator and the simulation results are consistent with the theories. The white noise
is simulated as a sum of sinusoid waves with random phase generated by MATLAB,42
and then injected into the LC oscillator circuit as a HSPICE piecewise linear
waveform. The output of the LC oscillator in HSPICE is written as a series of points
with equal time increments in time domain and the spectrum is obtained by usinga
fast Fourier transform (FFT). The simulation results demonstrate that the phase noise
resulting from direct upconversion of white noise has a1/f2dependence on the offset
frequency.It has also been shown that the phase noise converted from white noise
becomes larger as white noise increases.43
6. Recommendations and Future Research
We have ascertained the appropriate SPICE Models for the flicker noise inp-
MOSFET's (both long channel and short devices) in the saturation region basedon our
measurement and simulation results, while for p-MOSFET's operating in the
subthreshold region, the appropriate SPICE flicker noise modelare still not clear.
Although we expect that those models can also be applied for the PMOS devices
operating in the subthresbold region, future measurements and simulations needto be
done to prove our prediction.It is necessary in particular to pay attention to the
existing problems in SPICE noise models while doing simulations.
We have demonstrated the successful simulations of phase noiseon a LC
CMOS voltage-controlled oscillator, and have investigated the phase noise effectson a
VCO. According to Leeson's formula [68], the phase noise is inverse proportionalto
the average signal power, the square of Q factor and thesquare of offset frequency.
Following the same simulation techniques described in this thesis work,our
simulation results have demonstrated Leeson's model.As a result,it provides
different possible design approaches to improve the phase noise performance of
oscillator circuits. Low phase-noise CMOS oscillatorscan be designed by increasing
the average signal power and increasing the overall Q factor of the circuit. Thispart
of research work is still in progress and is expected be completed in thenear future.44
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Appendices51
Appendix A: HSPICE Simulation Program for Flicker Noise
PMOS Flicker Noise Simulation in HSPICE
VDD4 0 dc=-SV %DC power supply at drain
VGS 1 0 dc=-2V ac= 1%DC and AC power supply at gate
Rg 1 2 1.5K %resistive load at gate
Rd4 3 100 %resistive load at drain
Ml 320 0ptranL0.6u w = 30.8u % PMOS device with dimensions
MODEL ptran PMOS (level49 tox = 98e-10 vto = -0.7v kp = 20e-06
% main device model characteristics
+ nlev =2 af = 1 kf = 1. Oe-24) % noise model parameters
acdec100.001 2 % AC analysis
NOISE V(3,0)Vgs 10 % noise analysis
op % calculate all dc operation points
option post % print all dc operation points
END % end of the program52
Appendix B: MATLAB Simulation Program for White Noise
Random-Phase White Noise Simulation in MATLAB
clear all; close all
f1e7: 1e7: 1e9; % frequency range: lOMiHz to 1000MHz; step: 10MHz
t = 0: le-lO: le-7; % total MATLAB simulation time with iOOps sampling delay
white = (2.2e_15*ones(l, 100)); % assumed white noise value, unit = A"2/Hz
md = white''0.5; % unit = A/Hzt'0.5
Tamp = Ind.*(1e7Y(1/2); % amplitude of drain current noise, unit = A
rand ('seed',sum(lOO*clock)); % rand function in MATLAB
fl = f; whitel = white'; lamp 1 = lamp'; % save data into files
outputdatal = [fi whitel]; outputdata2 = [fi lampi];
save figure 1. dat outputdata 1 -ascii
save figure2.dat outputdata2 -ascii
figure (1)
subplot (2,2,1)
loglog (f,white,'*'); grid on
title ('Modeling white noise');
xlabel ('Frequency log (Hz)');
ylabel ('White noise (A"2/Hz)'); zoom on
subplot (2,2,2)
loglog (f,Iamp,'*'); grid on
title ('Amplitude of sinusoid waves');
xlabel ('Frequency log (Hz)');
ylabel ('Amplitude of sinusoid waves (A)');
zoom on
for I = 1 :length(f)
xrand(1);
sum 1 (i,:) = Iamp(i)* sin(2 *pi*gi)*t(:)'+2*pj*x);
end
sum2 = sum(suml);53
subplot (2,2,3)
plot (t,sum2); grid on
xlabel ('Time (t)')
ylabel ('Sum of sinusoid waves with random phase (A)')
title ('Sum of sinusoid waves with random phase');
ti = t'; sum3 = sum2';
outputdata3 = [ti sum3];
save figure3 .dat outputdata3 -ascii
load 'figure3 .dat'
time = figure3(:,l);
noise = figure3(:,2);
fs= lelO;
Li = length(noise);
L=1024;
fi =fs.*(O:1IL1:1_ifLl );
a=L/2;
a = round(a);
f= fl(1:a);
mag = ffi(noise,L);
power = mag.*conj(mag)/(leiO * L);
% save data into file
% simulation of white with random phase
% data is taken from MATLAB simulation
% sampling frequency
% L is also a window size.
% as L get larger, the magnitude of fit gets closer
% to the theoritical value
% setup axis, up to f= fs
% up to fs/2
% L is the size of windows
% Power Spectral Density (PSD)
power = power(1 :a);
subplot (2,2,4);
loglog (f,power,'*')
axis ([1e7,1e9,le-18, le-i4]); grid on;
title ('Power spectral density of the sum of sinusoid waves');
xlabel ('frequency log (Hz)');
ylabel ('PSD of the Sum (A"2/Hz)');
hold on,
loglog (f,1 e3 .If "l,'k'), text(2e8, le-5, '1/f);
zoom on
f2 = f; magi = power; % save data into file
outputdata4 = {f2 magi];
save figure4.dat outputdata4 -ascii54
Appendix C: HSPICE Simulation Program for Phase Noise
HSPICE Simulation of Phase Noise on a LC CMOS oscillator
Vdd 1 0 pulse (0 10 0.0000lu 0.0000lu 0.0000lu 5u 5.0000000lu)
Li 3 4 3.2e-9
L2 3 5 3.2e-9
Ri 4 6 6.35
R2 5 7 6.35
Cl 6 0 1.22e-12 1C0
C2 7 0 1.22e-12 1C3
% inductance, unit = H
% resistance, unitOhms
% capacitance unit = F
Ml6 7 0 0 NW400u L0.7u
+NRSO.0025 NRDO.0025 AD=800p PD=800p AS800p PS=800p
M27 6 0 0 NW400u L0.7u
+NRSO.0025 NRDO.0025 AD=800p PD=800p AS=800p PS=800p
M3 3 2 1 1 P W=800u L=0.7u
+NRSO.00125 NRDO.00125 ADl6OOp PD1600p AS=1600p
+PS= l600p
M42 2 1 1 PW800u L0.7u
+ NRSO.00125 NRDO.00125 AD=l600p PD=1600p AS1600p PS=1600p
RBIAS 2 0 2000 % resistance, unit = Ohms
model P pmos level = 3 Id = 0.Ou wd = 0.4u vto = -0.9 tox = 200e-i0
+uo= 180 nsub2.8e16 vmax= i.9e5 eta= 0.09 theta= 0.13
+ kappa = 0.3 delta = 0.3 xj = 0.0 nfs = 1e12 rsh = 1400 rd =0 rs = 0
+rg=0 rb=0 cgdo=1.85e-iO cgso=1.85e-10 cgbo=2.5e-10
+cj=5.2e-4 cjsw2.8e-i0 mjO.5 mjsw=0.33 jsle-3 fc=0
+pb=0.9
.model N nmos level3 ld = 0. 15u wd = 0.3u vto = 0.7 tox = 200e-10
+uo= 520 nsub = 2.8e16 vmax= 1.35e5 eta= 0.02 theta=0.07
+kappa0.1 delta=0.6 xjO.lu nfs=5e11 rsh=650 rd=0 rs=0
+ cj = 3.2e-4 cjsw = 2.8e-10 mj0.95 mjsw = 0.12 is = le-3 fc = 0
+pb=0.855
include figure3 .dat % include the data file from MATLAB
options ACCURATE = 1
option post
.op
.tranO.00489e-1OO.0978u
printtran V(7)
.ffi v(7) np = 2048window = harris % fast Fourier transform